Feasibility investigation of insulated-gate field-effect transistors fabricated by techniques compatible with thick-film technology by Baxter, R. D.
NASA CR 66976 
FEASIBILITY INVESTIGATION O F  INSULATED- GATE 
FIELD-EFFECT TRANSISTORS FABRICATED B Y  
TECHNIQUES COMPATIBLE WITH THICK-FILM TECHNOLOGY 
By R. D. Baxter 
May 29, 1970 
Distribution of this report is provided in the interest of 
information exchange and should not be construed a s  endorse- 
ment by NASA of the material presented. 
the contents resides with the organization that prepared it. 
Responsibility for  
Prepared under Contract No. NAS 1-9220 by 
BATTELLE MEMORIAL INSTITUTE 
Columbus Lab0 r ato rie s 
Columbus, Ohio 43 20 1 
Langley Research Center 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
https://ntrs.nasa.gov/search.jsp?R=19700027775 2020-03-11T23:30:08+00:00Z
NASA CR-66976 
FEASIBILITY INVESTIGATION O F  INSULATED- GATE 
FIELD-EFFECT TRANSISTORS FABRICATED BY 
TECHNIQUES COMPATIBLE WITH THICK-FILM TECHNOLOGY 
By R. D. Baxter 
May 29, 1970 
Prepared under Contract No. NAS 1-9220 by 
BATTELLE MEMORIAL INSTITUTE 
Columbus Lab0 r at0 r ie s 
Columbus, Ohio 43 20 1 
Langley Research Center 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
TABLE O F  CONTENTS 
Page 
1 SUMMARY . . . . . . . . . . . . . . . . . . . .  
INTRODUCTION . . . . . . . . . . . . . . . . . .  2 
EXPERIMENTAL DETAILS . . . . . . . . . . . . . .  3 
Materials, Processes,  and Fabrication Techniques 
Substrate . . . . . . . . . . . .  
Electrodes . . . . . . . . . . . .  
Dielectrics . . . . . . . . . . . .  
Semiconducting Layers . . . . . . . .  
P b S . .  . . . . . . . . . .  
CdS . . . . . . . . . . . .  
Device Structures . . . . . . . . .  
Characterization and Analysis . . . . . . .  
Semiconducting Layers . . . . . . . .  
Dielectric Layers . . . . . . . . .  
. . . .  
. e . .  
. . . .  
. . . .  
. . . .  
. . . .  
. . . .  
. . . .  
. . . .  
. . . .  
. . . .  
3 
3 
3 
4 
4 
4 
6 
7 
10 
10 
13 
RESULTS AND DISCUSSION . . . . . . . . . . . . .  14 
Semiconducting Layers . . . . . . . . . . . . . .  14 
PbS . . . . . . . . . . . . . . . . . .  15 
C d S . .  . . . . . . . . . . . . . . . .  22 
Dielectric Layers . . . . . . . . . . . . . . .  28 
S i 0 2 . .  . . . . . . . . . . . . . . . .  31 
IGFET Structures . . . . . . . . . . . . . . .  32 
BaTiOg . . . . . . . . . . . . . . . . .  29 
CONCLUSIONS AND RECOMMENDATIONS . . . . . . . . .  34 
REFERENCES. . . . . . . . . . . . . . . . . . .  37 
NEW TECHNOLOGY APPENDIX, . . . . . . . . . . . .  39 
LIST O F  TABLES 
Table I. Electrical Properties of Chemically Deposited PbS . e . 17 
Table 11. Effect of Vacuum Annealing on the Electrical Properties 
of PbS Fi lms .  . . . . . . . . . . . . . . .  18 
LIST O F  TABLES 
(Continued) 
Page 
Table 111. Relative Intensities of Diffraction Peaks for CdS 
Films Prepared From Cadmium Chloride and 
Thiourea . . . . . . . . . . . . . . . .  24 
Table IV. Spatial Distribution of Normalized Sheet Resistance for 
a Ten-Element Array of CdS Film Resistors . . . .  25 
Table V. Relative Intensities of Diffraction Peaks for CdS Films 
Prepared From Cadmium Acetate-Thioacetamide . . .  27 
Table VI. Dielectric Properties of BaTiOg Thick Films . . . .  29 
Table VII. Emission Spectrographic Analysis of Thick-Film 
Pastes . . . . . . . . . . . . . . . . .  3 3  
LIST O F  FIGURES 
Figure 1. Thick-Film Au-BaTi03-Au Capacitor Array 8 
Figure 2. Thick-Film Gold-Gate Electrode Array . . . .  11 
Figure 3 .  Inverted Coplanar IGFET Array . . . . . . . . .  11 
Figure 4. Ten-Element Array of CdS Resistors . . . . . . .  12 
Figure 5 .  Resistance of Vacuum-Annealed PbS Films as  a Function 
of Time After Exposure to Air at  25 C .  . . . . . .  20 
FEASIBILITY INVESTIGATION O F  INSULATED- GATE 
FIE LD-E FFE CT TRANS IS TORS FABRICATED BY 
TECHNIQUES COMPATIBLE WITH THICK - FILM TECHNO LOGY 
By R .  D. Baxter 
Battelle Memorial Institute 
Columbus Laboratories 
Columbus, Ohio 43 20 1 
SUMMARY 
Techniques were investigated for depositing semiconducting layers at 
temperatures below those commonly used in the firing of thick-film pastes, 
which would thereby reduce the effects of contamination of the semiconductor 
by diffusion of migrant impurities from adjacent thick-film layers o r  com- 
ponents. The semiconductors employed in this study, PbS and CdS, were 
selected on the basis of a previous study(1)X' performed at Battelle for the 
National Aeronautics and Space Administration. 
PbS layers were precipitated at room temperature from aqueous solu- 
tions of lead acetate and thiourea using a modified Kicinski technique. 
layers were p-type as deposited, with hole mobilities in the range 5 to  8 cm2/ 
volt-sec. The properties of as-deposited films and the results of experiments 
in which films were vacuum annealed and subsequently exposed to air  at 25 C 
are  consistent with the notion that the PbS layers a re  sensitized via oxygen 
contamination during growth, and that attaining adequate stability and control 
of film properties would be serious obstacles to the application of these 
films to TFT's.  
The 
CdS layers were pyrolitically deposited by chemical spraying, fogging, 
and whirler coating using the cadmium chloride-thiourea reagent scheme and 
by decomposition of organo-cadmium compounds using whirler-coated cad- 
mium acetate-thioacetamide solutions. 
tance of CdS films on A1203 were found to depend primarily on substrate 
temperature. 
desired 103 to 104 ohm-cm range were obtained with the cadmium chloride- 
thiourea reagents at a substrate temperature of 410 C. 
The crystallinity and sheet resis - 
Preferred (0002) orientation and resistivity values in the 
Comparable values 
*References are  listed at  end of report. 
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of sheet resistance and preferred crystallinity were not obtained below about 
600 C with the cadmium acetate-thioacetamide systems. 
latter mentioned films exhibited enhanced 1 OTO orientation. 
Hall voltages were obtained on the CdS films. 
low mobilities is unknown. 
In addition, the 
No detectable 
The reason for the apparently 
Dielectric properties of thick-film BaTi03 layers were obtained as  
functions of frequency and applied bias by measurements on Au-BaTi03-Au 
capacitors. 
Attempts to fabricate Au-Si02-Au capacitors by the low-temperature 
Si02-deposition technique were unsuccessful because of the occurrence of 
cracks, voids, and pinholes in the Si02 layers. 
MIS (metal-insulator- semiconductor) and IGFET (insulated-gate field- 
effect transistor) structures employing thick-film gold electrode, BaTi03 
dielectric, and chemically deposited PbS and CdS layers were also fabri- 
cated and evaluated. No  field-effect modulation was observed. Evidence 
for physical and chemical incompatibilities between the BaTi03 and  semi- 
conducting layer s was obtained. 
It is concluded on the basis of this work that wet chemically deposited 
Continued investigation of low-temperature 
PbS and screen-printed BaTi03 are  not promising candidate materials for 
thick-film IGFET applications. 
processes for deposition of CdS and Si02, however, i s  recommended. 
INTRODUCTION 
This is the Final Technical Report on the subject program and covers 
the research accomplishments from July 31, 1969, to May 31, 1970. The 
objective of the program was to investigate experimentally the use of low- 
temperature semiconductor -deposition techniques in  fabricating thick-film 
active devices. 
Previous attempts to produce an all thick-film, insulated-gate, field- 
effect transistor were generally unsuccessful because of contamination and 
degradation of the semiconductor and/or adjacent thick-film layers (elec- 
trodes, dielectric) by migrant impurities and the corrosive action of fluxes 
during firing. (2,3) 
temperature techniques after thick-film firings have been completed avoids 
The deposition of semiconducting layers by low- 
2 
the necessity of heating the entire metal-insulator-semiconductor laminate 
to high temperatures, and thereby decreases the likelihood of contamination. 
Principal emphasis during the present program was on the application 
of the low-temperature deposition technique for  the growth of PbS and CdS 
layers of sufficient quality to  permit evaluation of their usefulness in in- 
verted coplanar IGFET structures, and on investigation of the interactions 
between the semiconductor and adjacent electrode and dielectric layers. 
EXPERIMENTAL DETAILS 
Materials, Processes,  and Fabrication Techniques 
Substrate 
Substrates used in this investigation were Alsimag 772, 99. 5 percent 
The surface roughness according to the manu- 
Al2O3, obtained from American Lava Corporation. Substrate dimensions 
were 1 by 1 by 0 . 0 2 5  inch. 
facturer's specifications, and subsequently verified at Battelle, was 
- <8 microinches. It was this latter factor which prompted the use of 
Alsimag 772 substrates since it was felt that the smoother substrate sur- 
face available with this product than with the more conventional thick- 
film A1203 substrates afforded the opportunity to achieve smoother, more 
planar device structures. The substrates were vapor degreased and oven 
dried at 125 C pr ior  to use. 
Electrodes 
Du Pont 8115 conductive gold paste was employed as thick-film source, 
drain, and gate electrodes in TFT structures and as BaTi03 thick-film 
capacitor electrodes, The electrodes were printed through a 200-mesh 
screen, dried for 20 minutes at 125 C, and fired at  temperatures between 
750 and 1000 C. Du Pont 8083 Pd-Au paste was also employed, primarily 
as a gate electrode under a BaTi03 gate insulator. 
In some experiments, aluminum source and drain electrodes were 
evaporated into semiconducting CdS layers in order to compare the rela- 
tive behavior of gold and aluminum electrodes. 
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Dielectrics 
Both thick- and thin-film dielectric layers were prepared in this 
investigation. 
and D P  8229 BaTiOg ferroelectric pastes. The layers were screen printed 
through a 325-mesh screen onto bare 1 by 1-inch A1203 substrates and onto 
substrates containing thick-film electrode patterns. 
dielectric patterns were dried at 125 C for 20 minutes and fired a t  900 to 
1000 C. 
varied from 1 to 1. 5 mils.  
thicknesses of about 0 .5  mil were achieved. 
The thick-film dielectrics were Du Pont products E X  8289 
After printing, the 
Fired thickness of layers printed from "as-received" pastes 
By thinning the paste with n-butyl acetate, fired 
Thin-film Si02 layers were deposited initially from a suspension of 
Si02 in methanol (Emulsitone Silicafilm) and later by the oxidation of SiH4. 
In the former method, the substrate was completely covered with the Si02 
suspension and then spun at 1850, 3000, or 10,000 rpm for 30 seconds. The 
coated substrate was then cured at 200 C for 20 minutes in a i r .  Further 
densification of the Si02 film was accomplished by heating in air a t  tempera- 
tures up to 1000 C. Although the technique has proven to be an effective 
means for depositing continuous, uniform coatings of Si02 onto silicon and 
other semiconductors, it did not prove satisfactory for the deposition of 
Si02 films onto screen-printed gold electrodes. This will be discussed 
more fully in a later section. 
Si02 was also deposited by the controlled oxidation of silane, SiH4, 
Source materials using the method described by Goldsmith and Kern(4). 
were commercially obtained argon, containing 3 percent SiH4, high-purity 
dry nitrogen, and oxygen. A hot plate served as  the substrate heater. The 
apparatus employed was similar in appearance to that described in Refer- 
ence (4). 
50 ml/min, respectively. 
sponds to a SiH4 flow rate of 3 ml/min, yielding an 02/SiH4 ratio of about 
16. Depositions were made simultaneously onto thick-film gold on A1203, 
and onto polished silicon substrates. 
Si02 thickness on the assumption that deposition rates were the same on 
the silicon and gold. With this method also, problems were encountered 
in obtaining continuous coatings free of pinholes. 
Flow rates for the SiH4/A, N2, and 0 2  were 100, 1800, and 
The 100 ml/min flow rate for SiH4/A cor re-  
The latter were then used to estimate 
Semiconducting Layers 
PbS. PbS layers were deposited by wet chemical methods onto bare 
A1203 sub s t r ate s and onto sub s t r at e s containing thi ck - film - gold ele ct r ode 
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and BaTi03 dielectric patterns. 
that described by Kicinski(51, and is  based on the precipitation of PbS from 
an aqueous solution of lead acetate and thiourea upon addition of sodium 
hydroxide. In the standard Kicinski method, the substrates are  immersed 
in a mixture consisting of 6 0  cc of a 2 percent (by weight) aqueous solution 
of SC[NH2]2 and 30 cc of a 40 percent aqueous solution of Pb[C2H202]2 , 
following which 2 cc of a 66 -2 /3  percent aqueous solution of NaOH is added 
dropwise. After 1 minute, an additional 8 cc of the NaOH solution is added. 
The substrates a re  removed from the deposition container after 10 minutes, 
washed in deionized water, and dried by heating to 100 C for  10 minutes in 
air .  
The chemical reagent scheme employed was 
During this investigation, variations of the Kicinski method were ex- 
plored in an attempt to  optimize such film properties as physical appear- 
ance, thickness, adherence, and electrical properties. Factors investi- 
gated for their influence on the resulting films included: 
(1) Geometry of the container in which the depositions were 
accompli shed 
(2 )  Geometrical orientation of the substrates (e. g. , horizontal, 
vertical, suspended, resting on bottom, etc. ) 
(3) The stage of the reaction at which the substrates are  
introduced 
(4) Agitation o r  stirring of the solution during addition of 
NaOH 
(5) 
(6)  Impurity additions during growth. 
Variation of the Pb/S ratio in solution 
5 
The effects of postdeposition heat treatment on the electrical proper- 
ties of PbS layers were investigated both in air and under a vacuum of 
10-5 mrn Hg at temperatures up to 400  C. 
carried out in a bell-jar-type vacuum evaporator equipped with a 
resistance-heated substrate holder. 
tored with a Chromel-Alumel thermocouple which was imbedded in the 
heater pattern. Heat treatments in a i r  were accomplished with a thermo- 
statically controlled hot plate o r  in a resistance-heated oven with a static 
air  environment. 
The vacuum anneals were 
Substrate temperatures were moni- 
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CdS. Two chemical reagent systems and a number of experimental 
methods for depositing CdS films were investigated. The first system, de- 
veloped by Chamberlin and Skarman(61, is the chemical spray process. In 
this process, a 0. 001 to 0. 05 M solution of cadmium chloride and thiourea 
dissolved in an appropriate solvent i s  sprayed onto a heated substrate. 
formation occurs via pyrolitic decomposition of the complex Cd [ (NH2)2CS]zC12 
and subsequent precipitation of stoichiometric CdS, all sulfur excesses ap- 
parently being driven off as SO2 and H2S at the elevated substrate 
temperature. 
Film 
According to Reference (6),  the physical properties of spray-deposited 
films depend on such parameters as  degree of atomization of the spray, con- 
centration of the spray solution, substrate temperature, and nature of the 
substrate. 
In general, the best results a re  obtained with a finely atomized spray, 
a dilute solution, and a high substrate temperature. 
In the present investigation, spray depositions were carried out with 
two different spray nozzles - one of these, a DeVilbiss No. 40 nebulizer 
afforded the use of a very finely atomized fog (-1-/.i droplets). 
spray rates were about 250 ml/hour. 
as  solvents for the CdC12 and CS(NH2)z. 
the sprayers.  
Typical 
Both water and methanol were used 
Dry nitrogen was used to pressure 
A heated turntable originally intended for  use in the deposition of Si02 
At higher temperatures, however, the turntable was inoperative and 
from silane was employed in the CdS depositions at temperatures below 
300 C. 
the substrates were placed directly on a hot plate for spray depositions. 
Spray solutions were obtained either by directly dissolving CdC12 and 
CS(NH2)z in the appropriate solvent to achieve solutions of the desired 
low molarity, or  by dissolving the solid complex which precipitates from 
more concentrated (1 M) solutions of these reagents. 
Solutions of CdC12 and CS(NH2)2 in methanol were also applied 
to A1203 substrates by fogging and by whirler coating. 
cases, the solution was applied to a cold (room temperature) substrate. 
In both of these latter 
Fogging was accomplished with the nebulizer, and whirler coating was 
accomplished by completely covering the substrate with the reagent solution 
and spinning the excess off a t  1850 rpm for 20 seconds. Between succes- 
sive coats, the substrates were sintered on hot plates a t  temperatures up 
to  410 C. Although fogging could be accomplished either with aqueous or  
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methanol solutions, whirler coating was restricted to methanol solutions be- 
cause of the increased wetting afforded by this solvent. 
The second scheme investigated for the deposition of CdS layers was 
based on decomposition from organo-cadmium solution. The particular 
reagents employed were 1.5 M solutions of cadmium acetate, Cd(OAc)2. 
2H20, and thioacetamide (TA) dissolved in glacial acetic acid, HOAc. 
The Cd(OAc)2. 2H20 and TA solutions were then combined to give S/Cd 
ratios of 1 : 1 and 3: 1. 
were applied by the whirler coating technique. 
four or  five drops of solution was required to achieve complete coverage of 
the substrates. 
cation of one or  two drops produced uniform coverage. 
1850 rpm for 10 seconds was typical. 
The resulting Cd(OAc)2. 2H2O-TA-HOAc solutions 
For the initial application, 
Thereafter, the surface was sufficiently wettable that appli- 
A spin cycle of 
Between successive coats, the samples were sintered in a i r  on hot 
plates, film side up. 
employed. Postdeposition heat treatments were performed in a tubular, 
resistance-heated furnace at temperatures up to 620 C in a static a i r  en- 
vironment. The high-temperature firings were carried out initially with 
the film surfaces exposed, and resulted in the formation of a high- 
conductivity skin which appeared to be CdO. 
by firing two samples simultaneously in a fzce-to-face configuration. 
Sintering temperatures ranging from 100 to 410 C were 
This problem was overcome 
Device Structures 
Multiple-layer active and passive device structures fabricated during 
this investigation include simple parallel-plate capacitors, MIS (metal- 
insulator-semiconductor) capacitors, and IGFET 's (insulated-gate field- 
effect transistors ). 
Parallel-plate capacitors employed thick-film gold electrodes and 
either thick (BaTi03)- or  thin (SiOz)-film dielectrics. 
Figure 1 shows an array of four thick-film capacitors on a 1 by 1-inch 
A1203 substrate. 
trodes shown in Figure 1 a re  0. 200 by 0 . 2 0 0  inch and 0.120 by 0. 120 inch, 
respectively. 
was as follows: 
The lateral  dimensions of the dielectric layers and elec- 
The sequence of operations for fabricating such an a r ray  
7 
3 x  
FIGURE 1. THICK-FILM Au-BaTi03-Au CAPACITOR ARRAY 
8 
Step 1. Print bottom electrode (Du Pont 8115 gold), dry, fire 
at  750 C 
Step 2. Print dielectric, dry,  
Step 3 .  Print top electrode, dry 
Step 4. Cofire dielectric layer and top electrode at 850 to 
1000 c. 
In the case of thin-film dielectric layers Steps 2 to 4 become, 
respectively: 
Step 2 ' .  Form Si02 layer by whirler coating with Emulsitone 
Silicafilm or by oxidation of SiH4 
Step 3 ' .  Densify Si02 by heat treatment in air 
Step 4'.  Print, dry, and fire top electrode. 
MIS capacitors were fabricated in an analogous manner, and the same 
bottom electrode and dielectric patterns were employed. PbS or  CdS was 
then deposited on top of the fired (densified in the case of Si02) dielectric. 
The actual procedure was to deposit the semiconductor over the entire sub- 
strate.  
diameter dots registered directly above the dielectric patterns. After etch- 
ing in dilute HC1 to remove the semiconducting layer from the remainder of 
the substrate, the K P R  was removed with trichloroethylene. The structure 
was completed by evaporating the top electrode which formed ohmic contact 
with the semiconductor. 
K P R  photoresist was then applied in the fo rm of 0. 200-inch- 
Gold and either indium or  aluminum were used a s  top electrode for 
PbS and CdS, respectively. 
IGFET structures were fabricated in both the inverted coplanar and 
The ideal configuration from the stand- inverted staggered configuration. 
point of thick-film compatibility i s  inverted coplanar. 
configuration were fabricated in arrays of four per substrate using methods 
similar to those described previously in connection with parallel-plate and 
MIS capacitor structures. 
array is  printed and fired first .  
source-drain electrodes a re  applied. 
applied, masked with K P R ,  and etched to form the desired pattern. 
Structures of this 
In the inverted structures, the gate-electrode 
Then the gate-insulator dielectric and 
Finally, the semiconducting layer is 
When 
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BaTi03 was used as  the gate insulator, the BaTi03 and source-drain elec- 
trodes were cofired as  in the fabrication of parallel-plate capacitors. Gate 
electrode and complete inverted coplanar structures a re  shown in Figures 2 
and 3, respectively. Dimens ions of the gate-electrode patterns were nomi- 
nally 0. 010 by 0. 280 inch for the electrodes themselves and 0. 040 x 0.  160 for 
the contact pads shown at the substrate edges. The dielectric pattern, source 
electrode, and drain electrode have the sarne geometry a s  the dielectric and 
electrode patterns employed in the thick-film capacitors of Figure 1. 
thick-film source-drain electrodes were applied by first  printing and drying 
the source (drain) electrodes, then rotating the work (substrate) holder 
180 degrees and printing the drain (source) electrodes with the same screen. 
The 
Inverted staggered structures were fabricated by printing and firing 
gate electrodes and dielectric layers in that sequence, depositing the semi- 
conductor film on top of the gate insulator, and finally, evaporating the alu- 
minum source and drain electrodes. 
course, thick-film compatible, but were prepared solely as a reference 
structure with which to compare the electrode behavior of true thick-film 
(inverted- coplanar) structures.  
These latter structures a re  not, of 
Char a cte r izat ion and Analysis 
Semiconducting Layers 
The primary method used to characterize semiconducting films of 
PbS or CdS was the measurement of sheet resistance (Rs), resistivity ( p ) ,  
and Hall coefficient (RH). 
Sheet resistance was measured either by standard four-probe techni- 
ques with a Texas Instruments Model 635B crystal p meter o r  by two- 
terminal resistance measurements on an a r ray  of semiconducting film ele- 
ments of fixed geometry, using a Keithly Model 610 B electrometer as an 
ohmmeter. 
ments. 
vided by thick-film gold electrodes. 
Figure 4 shows such an a r ray  of 10 CdS semiconducting ele- 
Electrical contact to  each end of the individual elements is  pro- 
The a r r ay  was prepared by printing and firing the electrode pattern, 
depositing CdS (or PbS) onto the entire substrate, and then forming the 
desired pattern of semiconducting elements by masking and etching. 
surements were made of the resistance and I-V characteristics of the in- 
dividual elements and of ser ies  combinations of elements. From these 
Mea- 
1 0  
3x 
FIGURE 2. 
FIGURE 3.  
THICK - F I L M  
GOLD - GATE 
ELECTRODE 
ARRAY 
INVERTED CO- 
PLANAR IGFET 
ARRAY 
3x 
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3x 
FIGURE 4. TEN-ELEMENT ARRAY O F  CdS RESISTORS 
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data, both the spatial uniformity of the films and contact effects could be 
determined. 
The Van der Pauw(7) method was used to obtain Hall coefficient and 
resistivity data. 
strates into nine equal 0.32 by 0.32-inch elements, were employed. Each 
element was provided with four ohmic contacts by evaporating indium dots 
or by applying an In-Ga mixture with a soldering pencil. In the case of 
low-resistance (5 104 ohms) films, voltage measurements were made with 
a Leeds and Northrup Type K-3 potentiometer, and sample current was 
provided by an Electronics Measurements Model C-6 12 constant-current 
supply. For  higher resistance films, batteries were used as a current 
source, and voltages were measured with a Keithly Model 610 B elec- 
trometer. A magnetic flux density of 8770 gauss was employed in the 
Hall-coefficient measurements. Carrier concentration, n, and mobility, 
p,  were obtained from the simplified expressions n = l/RHe and 
p = p.1~ =  RH/^; i. e . ,  the Hall-coefficient factor was assumed equal to 
unity. 
Square samples, obtained by sawing 1 by 1-inch sub- 
Homogeneity of each element was estimated from the ratio R12 34/ 
R23,41 = (V34/112)/(v41/123), where the subscripts indicate the pair$ of 
contacts being used as current (I) and potential (V)  electrode. 
tion of the contacts is arbitrary so long as they a re  numbered consecutively 
from 1 to 4 around the periphery of the specimens. For a completely 
homogeneous specimen with the contacts symmetrically located on the 
specimens edge, the ratio should be unity. 
for this ratio in excess of two was taken as an indication of g r o s s  inhomo- 
geneity. 
the data obtained on each of the nine elements cut from a single substrate. 
The enumera- 
In the present work, a value 
Spatial uniformity of the films was also determined by comparing 
Semiconducting films were also characterized by a number of metal- 
lurgical and analytical methods including optical and electron microscopy, 
X-ray diffraction, and X-ray fluorescence in order to correlate the effects 
of film thickness, crystallinity, and composition with the observed elec- 
trical properties. 
Dielectric Layers 
The dielectric properties of BaTi03 thick-film layers were obtained 
from measurements of capacitance and dissipation factor as a function of 
frequency at zero applied bias, using the thick-film capacitor structure 
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described previously. 
Type 716-C capacitance bridge, in conjunction with a GR 1210 C oscillator, 
and a GR 1232A null detector. 
as  a function of applied d-c bias a t  fixed frequencies were obtained through 
the use of a Booton Model 74C 100 K H3 capacitance bridge. 
was supplied by a Fluke Model 301 C d-c power supply. 
The measurements were facilitated by a General Radio 
Measurements of capacitance and conductance 
Bias voltage 
In the case of the fixed-frequency Booton bridge, the capacitance and 
conductance of the Au-BaTi03-Au capacitor were measured directly. How- 
ever, this could not be done with the General Radio bridge since the highest 
value of capacitance which can be measured with this bridge at frequencies 
above 1 kHz is 1000 pf, a value below that of the thick-film capacitors. As 
a result, all measurements with the General Radio bridge were made with 
the unknown (thick film) capacitor in series with a precision condenser. 
The values of capacitance (C,) and dissipation factor (D,) for the unknown 
were then calculated from the expressions: 
- C ' C  - DC'-D'C 
cx-C'-c, D x -  C ' - c  ' 
where the primed symbols denote the values measured for the standard and 
the unprimed values denote the values measured for the ser ies  combination. 
All MIS capacitance measurements were made at 100 kHz with the 
Boonton bridge. 
RESULTS AND DISCUSSION 
Semiconducting Layers 
The device characteristics of an IGFET a re  strongly dependent on the 
car r ie r  transport properties of the semiconducting layer. 
conductance (gm), for example, is directly proportional to the charge-carrier 
mobility ( p ) .  
car r ie r  density (n). Thus, in general, one desires a semiconducting layer 
with a high mobility and low car r ie r  concentration. In addition, the semi- 
conductor must be physically, electrically, chemically, and metallurgically 
compatible with the dielectric layer, the source-drain electrodes, and the 
environment. 
at a sufficiently low temperature that contamination of the semiconductor 
The device trans- 
The threshold o r  turn-on voltage i s  directly proportional to the 
Finally, the semiconductor must be capable of deposition (1) 
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does not occur to any significant degree and (2)  by a process that does not 
alter the properties of other thick-film elements. 
Accordingly, a substantial portion of the subject investigation was 
devoted to the deposition and characterization of the semiconducting films. 
PbS 
Chemically deposited PbS layers have been used for a number of years 
in the fabrication of infrared detectors. Consequently, information in the 
open literature dealing with the effects of deposition conditions, impurity 
additions, postdeposition anneal, etc. , i s  concerned primarily with 
optimizing photoresponse rather than transport properties. (8 -  16) As a 
result, a rather systematic evaluation of deposition conditions and post- 
deposition treatments was required in this investigation. 
Initial experiments employing the standard Kicinski technique proved 
the feasibility of depositing continuous, adherent films of PbS onto A1203 
from aqueous solutions of lead acetate and thiourea. The films were de- 
posited onto bare A1203 and onto A1203 substrates containing a thick-film 
gold electrode pattern. 
position in the deposition cell. Adherence to both the A1203 and gold was 
good, and the Au-PbS contact was ohmic. 
for these films were on the order of 106 ohms/square, irrespective of 
whether the films were dried in a i r  at  room temperature or  a t  100 C. 
films were all p-type as  determined by thermal probing. 
was detected in  any of these early films, indicating that the car r ie r  mobility 
was low (5 3 cm3/volt-sec). 
concerned, the films were quite similar to the oxygen-sensitized PbS films 
discussed in References (10, 13, 14). 
The substrates were suspended in a horizontal 
Typical values of sheet resistance 
The 
No Hall voltage 
Thus, insofar as the electrical properties were 
Subsequent investigation of the deposition method indicated that film 
appearance, uniformity, and electrical properties were at  least to some de- 
gree influenced by the following: 
( 1 )  Orientation of the substrate 
(2)  The state of the reaction at  which substrates a re  introduced 
(3) Agitation or  stirring of the solution during addition of NaOH. 
Uniform coverage of the substrate was accomplished most readily when 
the substrates were suspended in the deposition cell. Generally, complete 
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coverage occurred for substrates oriented in either a horizontal o r  vertical 
position. The film thicknesses, for a given deposition time, were not the 
same fo r  these two orientations however. The horizontally oriented films 
were consistently thinner and consequently exhibited higher values of sheet 
resistance and a rather different appearance. The difference in thickness 
was readily observed by optical microscopy. In the case of films grown on 
horizontal substrates, the structure of the substrate could be seen quite 
clearly through the film, and no individual crystallites of PbS could be ob- 
served. In the case of vertically oriented films, the PbS film were suf- 
ficiently thick that the structure of this underlying substrate could not be 
seen. No differences were visible in the X-ray diffractograph of the two 
types of films however. 
was randomly oriented PbS. 
In both cases, the only crystalline phase observed 
It was also observed, in agreement with other workers(5), that i f  the 
substrates were inserted into the growth cell after precipitation of PbS 
had commenced, adherent films could not be obtained. 
As will be discussed in more detail later,  a number of intermediate 
chemical reactions occur during PbS deposition, and some of these reaction 
products may have unfavorable effects on film properties. Therefore, in all 
subsequent depositions, the substrates were oriented vertically. 
figuration yielded the largest apparent growth rate, and, thereby, the length 
of time the substrates remained in the deposition cell was decreased. 
This con- 
Methods investigated in an attempt to improve the electrical properties 
of deposited films included variation of the Pb/S ratio in solution to adjust 
stoichiometry and the addition of AgN03 to  further speed up deposition(9). 
Neither of these methods produced any significant improvements. Improved 
film properties were obtained, however, when the deposition solution was 
stirred right up to  the point where PbS precipitation commenced. Repre- 
sentative data for films prepared in this manner a re  shown in Table I. The 
highest value of Hall mobility achieved was 3 4  cm2/volt-sec, but the typical 
values achieved with the deposition techniques employed were 5 to  8 cm2/ 
volt- sec. 
It should be observed that the films were still p-type, indicating that 
even these "higher" mobility films were in effect sensitized and not unlike 
02-annealed PbS film detectors. 
the Kicinski technique as  employed here with A1203 substrates produces a 
chemical sensitization which makes postdeposition oxidation unnecessary. 
It seems reasonable to  conclude then that 
The results of vacuum-annealing experiments were also consistent 
Table I1 with the notion that as-deposited films were oxygen sensitized. 
gives the electrical properties of a number of chemically deposited PbS 
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TABLE I. ELECTRICAL PROPERTIES O F  CHEMICALLY 
DEPOSITED PbS 
RH -- P 
Substrate t ’  t ’  lJH9 
Position Sample 1 O4 ohms/square l o 5  cm2/coulornb crn2/volt sec 
- -  
4. 32 
- -  
6.  39 
2.43 
3.24 
5. 73 
6 .  98 
3. 72 
4.37 
- -  
t 3 .  04 
- -  
t 4 .88  
t1 .  28 
tl. 79 
t3 .50  
4-4.44 
t 2 . 5 8  
t 2 . 7 5  
- -  
7. 0 
- -  
7. 6 
5 . 3  
5 . 5  
6. 1 
6 . 4  
6 .9  
6 .  2 
(a )  No deposit; masked by substrate holder. 
(b) Back side of sample. 
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films, both before and immediately after vacuum annealing. 
ples were converted from p- to n-type by the annealing treatment. 
PbS as grown from the melt is n-type, the maximum melting point being on 
the lead-rich side of the stoichiometric composition. 
be obtained by annealing melt-grown samples in the presence of excess sulfur. 
Thus, one might postulate incorrectly that chemically grown films are sulfur 
rich, and that vacuum annealing removes excess sulfur and thereby produces 
n-type material. 
that upon exposure to a i r ,  the vacuum-annealed films reverted back to p-type 
at rates which varied from sample to sample. 
Table 11, the electrical properties changed so rapidly as a function of time 
that meaningful Hall data could not be obtained. Both of these samples r e -  
verted back t o  p-type within a matter of a few days. Samples 2 and 8, on the 
other hand, were still n-type after 28 days, at which time the electrical 
properties were : 
All of the sam- 
Normally, 
P-type conduction can 
That this is  not the case is evidenced by the observation 
In the case of Samples 4 and 9, 
P Sample 8: e = 1.34 x lo4 ohms/ - = 5 .39  x 103 ohms/ t s quare t Sample 2: square 
--= RH -1.61 x 10 4 cm2/ 
t coulomb t coulomb 
1-1 = 2 . 9 9  cm2/volt-sec ,u = 1. 07 cm2/volt-sec 
These effects were further studied on arrays of 10 PbS resistor ele- 
ments having the geometry shown in Figure 4. 
ment was measured prior to annealing and then monitored as a function of 
time at room temperature, in a i r ,  after a 60-minute vacuum anneal at 
200 C .  The results of such measurements a re  demonstrated by Figure 5, 
which represents the time dependence of the ratio R(t)/R(O), i. e . ,  the ratio 
of resistance at time t to  the resistance measured immediately after anneal- 
ing (t = 0) for  a single element. All samples exhibited a peak in R(t)/R(O) at 
t = 7.  
among the different elements. 
indicated n-type conduction for t = T and p-type conduction for t > 7. 
The resistance of each ele- 
The maximum value of the ratio R(T)/R(O) and the value of T varied 
For  all elements however, thermal probing 
The behavior of the annealed samples upon exposure to air is analogous 
to that observed by Hillenbrand(17) upon exposure of polycrystalline films of 
n-type PbS t o  oxygen. 
operative. 
ionization of oxygen by capture of car r ie r  electrons from the n-type film, 
chemisorption of oxygen on the PbS surface, and incorporation of oxygen 
into the lattice by replacement of a sulfur atom with a partial evolution of 
One might assume that the same mechanisms are  
That is, oxygen uptake is assumed to occur via sorption and 
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similar to that which occurs during the "oxidation" o r  sensitizing of PbS IR 
detectors. 
oxygen for a time slightly longer than that required t o  achieve a peak in film 
resistance (i. e . ,  t 2 7 ) .  It is at this point that optimum detector properties 
a re  achieved. 
and a subsequent decrease in detector performance. 
It should also be noted that the behavior illustrated in'Figure 5 is also 
During the sensitizing process, the films a re  heated in air  or  
Continued oxidation (t >> 7) results in uniform p-type material 
Thus, the results to date lead to  the following hypothesis: the PbS films 
as deposited by the Kicinski technique a r e  "oversensitized". 
ficient oxygen is incorporated during the growth process to render the films 
uniformly p-type. 
ing during PbS deposition a re  rather varied and complex. 
upon mixing lead acetate and thiourea, a lead acetate thiourea complex is 
formed according t o  the reaction x Pb[SC(NH2)2] = Pbx [SC(NH2)21y 
[ (C2H302)2Ix. Addition of the first  few drops of NaOH results in the pre- 
cipitation of Pb(OH)2. Further addition of NaOH results in decomposition 
of the complex and, ultimately, precipitation of PbS. 
other reactions occur which result in the formation of lead cyanamide PbCN2 
and lead carbonate PbCO3. 
PbC03 are  reported to  introduce acceptor levels in PbS. 
appearance of Pb(OH)2 and PbCO3 as reaction products indicates that if these 
compounds were to be incorporated into the films during deposition, p-type 
conduction might be expected. 
analyzed PbS layers deposited by the Kicinski method and found them to  
contain 0.3 mole percent PbO and 0.3 to 0. 7 mole percent basic PbCO3. 
Thus, Daveydov's work indicates that sufficient concentration of oxygen com- 
pounds a re  incorporated into PbS layers during growth to render the layer 
p-type. The oxygen can be removed to a large extent by vacuum annealing 
at 200 C; this produces n-type layers, but subsequent exposure to  oxygen at 
room temperature leads to reoxidation and conversion back to p-type films 
A puzzling point is why the films prepared in this investigation a re  sen- 
sitized "as grown", while other workers find it necessary to  perform a post- 
deposition sensitization. 
substrate. 
That is ,  suf- 
As mentioned previously, the chemical reactions occurr - 
It is  assumed that 
In addition, however, 
Oxygen and oxygen compounds such as PbO and 
Therefore, the 
Daveydov and Mordvintsed 18) have in fact 
The answer may well be in the nature of the 
The present investigation employed Al2O3 as  opposed to  the glass sub- 
strates used by detector manufacturers. Thus, it could be that adsorbed 
oxygen is  already available on the A1203 surface or that the increased sur -  
face area of the rougher A1203 surface accelerates the oxidation process. 
In any event, the instability of the electrical properties of PbS films in 
oxygen represents a serious obstacle to the exploitation of this material in 
FET's.  In particular, it implies that only those films which are  sufficiently 
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oxidized so as to be stable can be employed. However, the carr ier  concen- 
trations in such films will probably approach 1018 cm-3, making appreciable 
field-effect modulation at reasonable gate voltages unlikely and resulting in 
large values of turn-on voltage. 
CdS 
Evaporated thin films of CdS have been successfully employed in the 
fabrication of IGFET's on glass substrate fo r  a number of years. 
recently, screen-printed thick films have been used to fabricate FET's  on 
A1203 Substrates by combined thick- and thin-film processes. However , 
the production of an all thick-film or thick-film- compatible structure r e  - 
vealed two problem areas (3) : 
More 
(a) Damage to other thick-film layers by the corrosive chlorine 
vapors released during firing of the CdS layers 
(b) Degradation of the CdS during firing by migrant impurities 
from other thick-film layers (e. g. , Au electrodes). 
In the present work, attempts to  overcome these problems centered 
around the investigation of CdS deposited by noncorrosive chemical techniques 
which could be carried out either at lower temperature o r  for shorter times 
at elevated temperatures. 
The first method investigated was the chemical-spray technique em- 
ployed by Chamberlin and Skarman(6) for  the production of CdS photocells, 
and by Heirne(l9,20) for  the production of CdS FET's .  
referenced works, glass substrates were employed. Chamberlin's films , 
primarily high-resistivity films, were deposited in the temperature range 
210 to 310 C. 
obtained films with measured Hall mobilities of about 3 cm2/volt-sec, 
In both of the above- 
Heime employed a deposition temperature of 350 C, and 
In the present work, initial preparations were carried out with a 
0. 02 M aqueous solution of cadmium chloride and thiourea at substrate tem- 
peratures in the range 200 to  300 C. The resultant films exhibited nonuni- 
formity in thickness and in optical clarity, because of variations in droplet 
size and a nonuniform spray pattern. Attempts to  overcome this problem 
by using a very finely atomized mist (1-p droplets) generated by a DeVilbiss 
No.  40  nebulizer proved unsuccessful because thermal convection currents 
at the heated substrate prevented intimate contact between the mist  and the 
substrate surface. 
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Improved uniformity was obtained by the use of a heated turntable which 
carried the substrates through the spray pattern and by using a solution of 
cadmium chloride and thiourea in methanol, rather than an aqueous solution. 
All of the films prepared at temperatures below about 300 C were of 
the semi-insulating variety, with values of sheet resistance greater than 
1 012 ohms /square. 
According to Reference (6), film crystallinity increases with increas- 
ing substrate temperature for  a given substrate material, and, for a given 
temperature, film crystallinity is greater for films deposited on amorphous 
substrates. Recalling that Heime(19,20) produced marginally acceptable 
layers on glass at 350 C, it seemed likely that even higher temperatures 
would be required to produce equally acceptable films on Al283. 
Since the heated turntable could not be operated at temperatures above 
about 300 C, the effects of increasing temperature were investigated on sub- 
strates which were coated with the spray solution by fogging o r  whirler coat- 
ing and subsequently fired at  the desired temperature. 
the results of X-ray diffractometry for samples fired at 260, 320, and 
410 C. The table lists the intensities of the (lOT0) and (0602) peaks relative 
to  the (lOT1) peak, the first column being the values expected for  randomly 
oriented crystallites. 
orientation along the 0002 direction did increase with increasing substrate 
temperature. 
Table I11 presents 
These data indicate that the degree of preferred 
Also shown in Table I11 a r e  the effects of deposition technique at a 
given 410 C substrate temperature. 
crystalline films a re  the ones prepared from methanol solutions by spray- 
ing and fogging. However, the film showing the least amount of preferred 
orientation, the whirler coated film, yielded the highest degree of elec- 
tr ical  uniformity, as  evidenced by resistance measurements on ten-element 
arrays as described previously. 
which lists the ratio R i / R ~ ,  i. e .  , the ratio of the resistance of an individual 
element, Ri, to the sum of the 10 individual resistances, RT. 
pletely uniform film, the ratio should be 0. 10 for each element. 
the criterion is not satisfied for any of the films measured, it is most 
closely approached by the whirler-coated film. 
resistance of Films A, B, and C were 1. 09 x 1010, 3. 11 x 108, and 
2.63 x 10l1 ohms/square, respectively. 
resistance is seen to decrease with increasing crystallinity. 
determinations by Talysurf measurements were possible only on Film B. 
Clearly, the most highly oriented 
These results a re  presented in Table IV, 
For  a com- 
Although 
The average values of dark 
Thus, in this case, the film 
Thickness 
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TABLE LII. RELATIVE INTENSITIES O F  DIFFRACTION PEAKS FOR 
CdS FILMS PREPARED FROM CADMIUM CHLORIDE 
AND THIOUREA 
I(h, k, -htk, 1)  Max 
loo  Signal Height, 
percent  full  ~ ( i ,  o , i ,  1) Method of Sinter ing 
Film Application Temp,  C lOT0 0002 lOTl sca l e  
Standard 
random 
orientat ion - -  - -  75 59 100 - -  
4-A(a) Fogging 260 108 160 100 21 
320 210 430 100 39 5-A(a) 1 1  
410 204 520 100 75 6-A(a)  I 1  
7 - A b )  Spray  410 220 206 100 33 
1 1 -A(”) Spray  410 130 385 100 Off s ca l e  
12-A(aj W h i r l e r  coa t  41 0 270 270 100 13 
(a) Methanol solution. 
(b) Aqueous solution. 
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TABLE IV. SPATIAL DISTRIBUTION OF N O R ~ L I Z E D  SHEET 
RESISTANCE FOR A TEN-ELEMENT ARRAY O F  
CdS FILM RESISTORS 
Film A, Film B, Film C,  
R i /RT(a )  Continuous Spray  Fogged Whirler Coated 
i =  1 
2 
3 
4 
5 
0. 103 
0. 147 
0.229 
0.289 
0. 137 
0. 10.9 
0.085 
0.021 
0.010 
0.071 
0. 067 
0. 140 
0. 117 
0. 167 
0. 078 
6 0. 0503 0.112 0. 104 
7 0. 0250 0.266 0. 042 
8 0. 0137 0.202 0. 097 
9 0. 0041 0. 106 0. 094 
10 0.0022 0. 015 0. 094 
(a )  R i  is the resistance of the ith single element;  RT is sum of the resistances of a l l  ten elements. 
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The values of thickness determined for various elements on this film indicate 
a variation in resistivity of 4. 1 x 103 to 9 .6  x lo4 ohm-cm, which represents 
a considerable amount of spatial nonhomogeneity in the electrical properties. 
The goal to produce CdS films with a high degree of crystallinity, im- 
proved electrical properties, and improved spatial uniformity prompted the 
search for an alternative method of deposition: namely, precipitation from 
solutions of cadmium acetate and thioacetamide in glacial acetic acid. 
Previous work at Battelle had established the feasibility of such a 
technique and indicated that 1. 5 M solutions yielded optimum results. 
concentrated solutions decomposed rapidly upon storage at room tempera- 
ture, and more-dilute solutions required an excessive number of coats to 
achieve the desired (0 .5  to 1 1.1) film thicknesses. 
More- 
The effects of firing temperature on whirler-coated films deposited 
from cadmium acetate-TA solutions were generally similar to those dis- 
cussed previously. That is ,  film crystallinity increased and sheet res is-  
tance decreased with increasing temperature. No peaks in the diffracto- 
graphs corresponding to CdS were observed at all below 410 C. 
temperature, broad, poorly defined peaks first appear, but only for  films 
prepared from solutions with a CdS ratio of 1:l. 
crystalline films with sheet resistances of 107 to 108 ohms/square were 
obtained. The sheet-resistance values were thus similar to those obtained 
with spray solutions at  410 C. However, the direction of preferred orien- 
tation was different. 
sprayed films, the whirler-coated TA films exhibited preferred orientation 
in the (lOT0) direction as indicated by the data in Table V. The reason for 
this difference in orientation between films deposited from CdC12:thiourea 
and Cd(0Ac)z. 2H20:TA is not understood. 
however. 
deposited films sintered at  600 C. 
At this 
At 600 C, however, 
In contrast to  the (0002) orientation exhibited by 
It was not a chance occurrence, 
Essentially identical results were obtained on three separate TA- 
The spatial uniformity of these whirler-coated films was good. No  
Attempts to increase film mobility 
In fact, 
Hall voltages were detected, however. 
to a measurable level by baking the film in air were unsuccessful. 
when films were sintered at temperatures above about 500 C with the film 
surface exposed to air, a relatively highly conducting skin formed. 
tion of this skin, later identified as CdO, was prevented by firing two films 
together in a face-to-face condition. 
films of CdS with moderate resistivity from cadmium acetate and thio- 
acetamide was achieved by chlorine additions, however. 
was accomplished by adding CdC12 dissolved in methanol to the cadmium 
Forma- 
Success in producing whirler-coated 
Chlorine doping 
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TABLE V. RELATIVE INTENSITIES OF DIFFRACTION PEAKS FOR 
THIOACE TAMIDE 
CdS FILMS PREPARED FROM CADMIUM ACETATE- 
Max 
I(h,k, -h+k, 1) 100 Signal Weight, 
Method of Sintering I( 1, 0, T, 1) percent full 
Film Application Temp, C l o r 0  0002 1071 scale 
Standard 
random 
orientation - -  - -  100 - -  75 59 
8-A(a) W h i r l e r  coat 4 10 100 75 100 4 
1 O-Ab, C )  II 410 33 0 100 12 
13-A(b) II 410 50 75 100 8 
16 - A b )  I t  
I 1  
3 3  100 320(d) 99 600 
- 
77 24 100 
82 
51 
- 
(a) S:Cd = 3:l. 
(c) CdC12 in methanol added t o  solution. 
(d) Sintered a t  410 C between coats; final sintering at 600 C. 
(b) S:Cd = 1:l. 
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acetate-thioacetamide -glacial acetic acid solution. 
A1203 substrates, samples were sintered face-to-face at 600 C for 5 minutes 
in a i r .  
square, which corresponds to a film resistivity of 100 to 200 ohm-cm-! This 
value is  comparable to that reported for CdS films chemically sprayed onto 
glass(l9) and ceramic(21) substrates. The chlorine concentration, as deter- 
mined spectrographically, was quite high (2 atomic percent); this suggests 
that much of the chlorine is electrically inactive, perhaps existing as CdCl2. 
The amount of chlorine reported in Reference (21) in chemically sprayed 
films of comparable resistivity was about 0. 2 atomic percent, a value still 
orders of magnitude higher than the carr ier  concentration of 1.5 x 1017 cm-3 
observed by the authors of that work. 
After whirler coating onto 
The resulting films exhibited a sheet resistance of about 2 x 106 ohms/ 
Dielectric Layers 
The materials ' criteria established for  dielectric layers in a previous 
work(1) may be summarized as follows: 
(1) Ratio of dielectric constant (K) to thickness (t) > lo5 cm-1 
(2) Breakdown voltage (E) >lo5 volts/cm 
(3 )  Resistivity (p )  > 106 ohm-cm 
(4) A density of traps associated with the semiconductor- 
dielectric interface low enough to permit modulation of 
source-drain conductance by the transverse electric 
field imposed by a reasonable gate potential 
(5) Good adhesion of adjacent layers 
(6) Uniform thickness 
(7) Freedom from pinholes and voids 
(8) Low reactivity with the ambient environment at operating 
temperatures 
(9 )  Chemical and metallurgical compatibility of adjacent layers 
during processing 
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(1 0) Low chemical and metallurgical reactivity at  interface at  
operating temperatures. 
Of these ten cri teria,  six could be investigated by the fabrication of the 
simple parallel-plate capacitors described in an ear l ier  section of this 
report. 
BaTi03 
At the time of initiation of the present work, little information was 
available regarding the characteristics and dielectric properties of BaTi03 
paste EX 8289 (Du Pont) when used in conjunction with Du Pont 8115 gold 
electrodes. According to the manufacturer's literature, typical 25 C char- 
acteristics of thick-film capacitors employing - 1. 7-mil-thick layers of 
EX 8289 dielectric in conjunction with Du Pont 8289 palladium-silver elec- 
trodes were: dielectric constant (K)  of 1200 at 1 kHz, dissipation factor 
(D. F. ) <3. 5 percent at 1 kHz, and R (insulation) >lo9  ohms at 100 volts. 
The same literature also suggested that 8115 gold electrodes should 
The re -  be acceptable, but that lower values of capacitance would result. 
sults of the present work confirm this statement. 
results of measurements on Au-BaTi03-Au structure fired at  900, 975, and 
1000 C, respectively, using the same firing cycle as that employed in the 
manufacturer's tests.  
26 capacitors, nine each on substrates fired at  950 and 1000 C and eight on 
substrates fired at 975 C. 
Table V I  presents the 
The data in Table VI were obtained on a total of 
TABLE VI. DIELECTRIC PROPERTIES OF BaTi03 THICK FILMS 
Fir ing 
Temperature, 102 Hz 103 HZ 104 H~ 105 HZ 
C K ( a )  D.F. (b) K D. F. K D.F. K D. F. 
950 796 0. 00847 787 0.00898 769 0. 0126 752 0. 00927 
975 870 0.00979 859 0.00961 835 0.0124 820 0.00935 
1000 846 0.00820 835 0.00844 814 0.0113 801 0.00873 
(a) K is the dielectr ic  constant. 
(b) D. F. is the dissipation factor. 
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Some general comments can be made regarding the data. Firs t ,  the 
In the case of capacitance measurements, this data are  simple averages. 
seems justified, the variation in measured capacitance at a given firing 
temperature being on the order of 10 percent. 
factors, the spread is much larger.  F o r  example, fo r  the substrate fired 
at 950 C, the total spread in D. F. at 102 Hz was 0. 00460 to 0. 0161 for  nine 
capacitors. Moreover, seven of the nine capacitors had D. F. values of 
less than about 0.009. 
then disproportionately affect the averages appearing in the table. Never- 
theless, the trends evidenced by the data in Table II are  real. 
somewhat with increasing frequency and D. F. passes through a maximum 
between lo3 and 105 Hz. 
In the case of dissipation 
The two remaining values of 0. 0116 and 0. 0161 
K decreases 
Even though the value of K is  well below the value of 11 00 predicted 
Thus, Criterion (1) is seen to be satis- 
for  the firing temperature of 1000 C, the ratio K / t  > lo5 even for  thick- 
nesses up to  80 p ,  o r  about 3 mils. 
fied. The measured values of insulation resistance at 100 volts were 
typically around 108 ohms, about an order of magnitude below that speci- 
fied for Pd-Ag electrodes. This value, however, is  still considered ade- 
quate with respect to Criterion (3). 
300 to 350 volts, which corresponds to a maximum breakdown field strength 
of about 9 x 104 volts/cm. Thus the suitability with respect to Criterion (2)  
is marginal. 
marginal. 
around the periphery of the pattern. 
thicker than the central portion of the pattern. 
the ridge was sufficiently narrow that the central, electrode-bearing region 
of the dielectric layer was uniformly thick to within 50. 1 mil. The preceding 
applied to the average thickness as determined by smoothing out the Talysurf 
results. Random variations in layer thickness, which are  more a measure 
of surface roughness, constitute at most another *O. 1 mil. 
Breakdown voltages were in the range 
Uniformity in the thickness of the dielectric layers was also 
All of the dielectric patterns exhibited a shoulder o r  ridge 
Typically the ridge was 0. 2 to 0 . 4  mils 
In most cases, however, 
In general, pinholes and voids did not represent a problem in metal/ 
insulator/metal (MIM) capacitors when the dielectric layers were thicker 
than about 1. 2 to 1. 5 mils. When the thickness approached 1 mil o r  less,  
however, the occurrence of shorted units increased. 
Criterion (8) was not investigated in this program, but there is evidence 
from other sources that oxygen is chemisorbed on BaTi03, leading to the 
formation of a surface dipole layer. (229 23) 
The remaining criteria a re  all concerned either with the effects at the 
semiconductor-dielectric interface o r  the physical, chemical, and metal- 
lurgical compatibility of the semiconductor and dielectric layers. The 
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suitability of screen-printed BaTiO3 with respect to these criteria was inves- 
tigated on MIS capacitor structures employing wet chemically deposited PbS, 
and chemically sprayed and whirler-coated CdS as semiconductors. The 
results obtained on MIS structures were, for the most part, discouraging 
with regard to both the BaTi03- semiconductor interface and mutual compati- 
bility. 
MIS behavior were observed for either PbS or CdS on BaTiOg. In all cases, 
the data for MIS capacitors resembled those of MIM structures, the capac- 
itance (C) and conductance (G) decreasing monotonically with increasing bias 
of either polarity. Consequently, no quantitative information regarding sur- 
face states could be obtained. 
No  capacitance-voltage characteristics indicative of conventional 
The compatibility problem arose in connection with the deposition of 
CdS by the spray technique. The use of aqueous spray solutions to deposit 
CdS onto substrates containing Au-BaTi03 metal-insulator patterns invari- 
ably resulted in either the complete destruction (flaking off o r  eroding) o r  
serious degradation (became spongy) of the BaTiOg layer. These problems 
were not encountered with the methanol spray, however. The problem may 
be of a thermal nature. Because of the higher heat of vaporization of water, 
the cooling effect of the spray would be greater and the thermal shock cor- 
respondingly larger with aqueous solutions. 
Si02 
No satisfactory MIM capacitors employing Du Pont 8 115 gold and Si02 
were fabricated during this program. Whirler-coated Si02 films cracked 
and flaked off the fired gold electrodes during densification at all tempera- 
tures greater than about 200 C. It is felt that a primary reason for this is 
the relatively rough surface characteristics of the gold electrodes. 
profiles of gold electrodes revealed narrow spikes extending 0. 2 mil above 
and below the average (smoothed out) thickness profile. 
as six of these spikes occurred over a 10-mil section. 
whirler coating i s  to f i l l  in the low spots first and subsequently build up in 
thickness until the entire surface is covered. 
process of achieving complete coverage, quite thick Si02 regions a re  formed, 
and the difference in coefficient of expansion between the gold and Si02 causes 
cracking and peeling at elevated temperature. 
thesis by whirler coating Si02 layers onto smoother electrodes evaporated 
onto polished silicon-wafer o r  A1203 substrates yielded results which were 
not conclusive. In the case of gold on silicon, the Si02 layers cracked during 
densification, but this may have been caused by a Au-Si interaction (alloying). 
In the case of gold on AlzO3, the evaporated gold films peeled off the sub- 
strate during densification of the Si02. 
Talysurf 
Moreover, as many 
The tendency during 
It seems likely that in the 
Attempts t o  verify this hypo- 
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When Si02 was deposited by oxidation of silane, no cracking or peeling 
However, the Si02 layers contained either pinholes o r  voids, was observed. 
since all the resulting MIM capacitors were shorted, even for Si02 thick- 
nesses of greater than 6000 A. These results may also be associated with 
surface roughness. Similar negative results have been reported for MIM 
structures employing vapor-deposited A1203 as  the insulator (24), where it 
was found that even polished tantalum and gold-plated copper surfaces were 
too rough. 
The failure to successfully produce an acceptable Au-Si02 -Au capacitor 
precluded the possibility of fabricating either MIS o r  IGFET devices in the 
inve r ted configuration. 
IGFET Structures 
In spite of the fact that measurements on MIS capacitors indicated that 
field-effect modulation of source-drain conductance was unlikely, a limited 
number of complete IGFET structures were fabricated in order to obtain a 
further check on the compatibility of the materials and deposition techniques. 
The Structures employed Du Pont 8115 gold electrode and EX 8229 BaTi03 
dielectric compositions. As anticipated, no useful field-effect modulation 
wits observed. However, some observations relevant to the question of com- 
patibility of materials and techniques were obtained as follows: 
(1) The ease with which complete coverage of the various layers 
by the semiconductor was obtained decreased in the order 
A1203 - BaTiOg - Au, the same order in which surface 
roughness increased. 
(2) Immediately after completion of an inverted IGFET struc- 
ture,  gate isolation was poor. In many cases,  when CdS 
was used as the semiconductor, gate isolation could be im- 
proved by a prolonged bake at  100 C. In such cases, the 
poor isolation was probably caused by absorption of water 
during the etch and rinse steps used to form the semicon- 
ductor pattern. 
however, gate leakage remained high even after baking. 
Eight PbS IGFET structures were fabricated, and in all 
eight devices the gate insulation resistance was on the 
same order as the source-drain resistance. Apparently, 
the BaTi03 layers were sufficiently porous that PbS de- 
posits formed conducting channels through the dielectrics. 
When PbS was used as  the semiconductor, 
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TABLE VII. EMISSION SPECTROGRAPHIC ANALYSIS O F  THICK-FILM 
PASTES 
Element 
Weight Percent of Element Present(a) 
Au 8115 B a T i 0 3  D P  8229 BaTi03  E X  8289 
Au 
Ba 
Ti 
Fe 
B 
Si 
Mg 
Pb 
Bi  
A1 
cu  
Ag 
Z r  
Ca 
Major  
N(<. 01) 
N(<. 01) 
. 01) 
. 3  
. 3  
N(<. 005) 
2.  -5.  
N(<. 01) 
. O l  
. O l  
. O l  
N(<. 01) 
N(<. 01) 
N(<. 1 )  
HIGH 
HIGH 
. O l  
. 05 
. 2  
. 01 
.5 
1. -3 .  
. 2  
. 01 
N(<. 005) 
N(<. 01) 
. 0 7  
N(<. 1 )  
HIGH 
HIGH 
1. -3. 
. 0 5  
. 2  
. 0 1  
. 3  
2. -5. 
. 2  
. O l  
N(<. 005) 
. 5  
. 0 7  
(a) N means element  not detected; the  detection l imit  for the element  is given in  parentheses. 
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(3) The source-drain resistance of whirler-coated and CdS layers 
sintered at  600 C for 5 minutes was several orders of magnitude 
higher than the resistance of a CdS layer of comparable geom- 
etry on Al2O3. This observation indicates either that the nature 
of the BaTi03-CdS interface is  such that the source-drain 
channel is completely pinched off even at applied gate voltages 
as high as 60 volts, or that severe degradation of the semi- 
conducting properties of CdS occurred via contamination 
from the BaTi03 during sintering. Identical results were 
obtained with a different composition BaTi03 paste, Du Pont 
D P  8229, and with evaporated aluminum rather than fired 
gold electrodes. Thus, if contamination i s  a problem, the 
origin of the contaminant is  in the dielectric compositions 
rather than the electrode. Spectrographic analyses of both 
EX 8289 and D P  8229 dielectric composition and of 8115 
conductive gold appear in Table VII. 
that with the exception, of course, of barium and titanium, 
all major CdS dopants common to both dielectric composi- 
tions a r e  also common to the gold paste. 
nothing in these analyses that unambiguously identifies the 
possible contaminant. 
It may be observed 
Thus, there is  
There a re  other possible explanations for the observed high-resistance 
CdS films on BaTi03. 
acter of printed and fired BaTi03, the CdS film in the vicinity of the BaTi03 
interface is highly disordered, containing a large number of trapping ten- 
te rs  and interface states. 
One explanation is that owing to the surface char- 
Another possibility i s  the effect of the space-charge layer known to 
These a r e  merely possi- 
exist on ferroelectric BaTi03tZ5) and the likelihood of chemisorbed oxygen 
on both the BaTi02(22, 23) and CdS layers(21). 
bilities. The exact cause of the observed effects and the true nature of the 
BaTiOg-CdS interface a r e  presently unknown. 
CONCLUSIONS AND RECOMMENDATIONS 
The experimental results obtained during this investigation lead to the 
following conclusions and recommendations regarding the feasibility and 
approach for producing IGFET's by processing techniques compatible with 
thick- film technology. 
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(1)  Wet chemically deposited PbS is not a promising candidate 
material for the semiconducting layer. The production of 
unsensitized PbS layers would require investigation of alter-  
native reagent schemes in order to preclude chemical sen- 
sitization via oxygen contamination during deposition. Even 
if  this were accomplished, the reactivity of PbS surfaces with 
ambient oxygen would in time probably result in sensitization 
leading to reduced car r ie r  mobilities, barrier-limited con- 
ductivity, and inadequate control of car r ie r  concentration and 
conductivity type. Thus, production of devices with repro- 
ducible and predictable properties is unlikely with wet 
Chemically deposited PbS. 
( 2 )  CdS films prepared by spraying or  fogging CdC12-CS(NH2)2 
solutions and by mhirler coating Cd(OAc)2-2H20-TA solu- 
tions require further investigation. The electrical properties 
of CdS on A1203 obtained in the present work a re  discouraging 
in that no Hall measurement could be obtained. On the other 
hand, Heime(20) obtained effective mobilities as  high as  
1 0 0  cm2/volt- sec in TFT ' s  fabricated with chemically sprayed 
CdS and Si02 dielectrics even though no Hall mobility could 
be measured in the films prior to deposition of the Si02. A 
more comprehensive investigation of chemically deposited 
CdS i s  required in order to optimize deposition conditions 
and impurity additions before the feasibility of using this 
particular semiconductor can be unambiguouly established. 
(3) Thick-film BaTi03 does not appear to be an acceptable di- 
electric for use a s  a gate insulator in the FET structure with 
chemically deposited PdS o r  CdS. Although the dielectric 
constant, bulk resistivity, and breakdown field a re  consid- 
ered to be adequate, serious problems exist in the areas  of 
adhesion, compatibility with adjacent layers,  porosity, sur-  
face roughness, and reactivity with the environment. h 
addition, the nature of the BaTi03 surface and of the BaTi03- 
semiconductor interface is unknown. The fact that field- 
effect modulation has been achieved with ceramic BaTiOj(2) 
(staggered structure on dielectric substrates) and with 
single ~ r y s t a l s ( ~ 5 )  implies that a fundamental difference 
exists between these forms of BaTi03 and the thick-film 
variety achieved by screen printing. It thus appears that 
the entire thick-film technology could benefit from a funda- 
mental investigation of the physical, chemical, and elec- 
tronic properties of thick-film BaTi03 layers.  
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(4) Low-temperature deposition of Si02 by oxidation of SiH4 also 
requires further investigation. 
inability to fabricate satisfactory MIM structures with Si02 
results from the inherent surface roughness of thick-film 
gold electrodes. If this is the case, the implication is that 
the present thick-film state of the a r t  is not adequate. In 
fact, surface roughness may well be a limiting factor even 
if  complete coverage of the electrode by Si02 can be achieved. 
Thin Si02 layers (5 4000 A) would be required to achieve the 
desired value of -, and would replicate the electrode surface. 
Thus, random variations of surface roughness an order of 
magnitude greater than the insulator thickness would pro- 
vide ample opportunity for exceedingly nonuniform fields. 
In addition, the effective channel length could be appreci- 
ably larger than the source-drain spacing. Finally, the 
occurrence of spikes in the thickness profile could have 
serious effects on the properties of the semiconducting layer 
since the degree of lattice disorder and hence defect den- 
sity could be influenced by the roughness of the insulator- 
semiconductor interface. 
A key issue is whether the 
K 
t 
As a consequence of Conclusions ( 1 )  through (4) above, it is  recom- 
mended that work in the a rea  of thick-film-compatible IGFET's emphasize 
those combinations of materials which have already proven themselves in 
other FET technologies, that is, the CdS:Si02 system. Thus far,  many of 
the efforts in the a rea  of thick-film active devices have involved a shotgun 
approach involving cursory investigation of a wide variety of dielectrics 
and a relatively smaller variety of semiconductors. The time may have 
come to  settle on that system affording the best chance f o r  success and 
exploit it. As of now, the CdS:Si02 system is the logical candidate. 
It is also recommended, however, that the capabilities and short- 
comings of thick-film technology be critically reviewed with respect to 
such qualities as surface roughness, paste composition, chemical reac- 
tivity of fluxes, e tc . ,  in an effort to determine whether there a r e  inherent 
limitations which preclude the successful production of FET's  with con- 
ventional thick-film electrodes. 
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NEW TECHNOLOGY APPENDIX 
After a diligent review of the work performed under this contract, it 
i s  concluded that no innovation, discovery, improvement, or invention was 
made. 
RDB/jvd 
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